


Layer Name	Type	Material	Thickness	Color	Epsilon R	Loss Tangent
F.Silkscreen	Top silk screen	Not specified	Not specified	Not specified	1	0
F.Paste	Top solder paste		Not specified		1	0
F.Mask	Top solder mask	Not specified	0.01 mm	Not specified	3.3	0
F.Cu	Copper		0.035 mm		1	0
Dielectric 1	Prepreg	FR4	0.23 mm	Not specified	4.5	0.02
In1.Cu	Copper		0.035 mm		1	0
Dielectric 2	Core	FR4	0.33 mm	Not specified	4.5	0.02
In2.Cu	Copper		0.035 mm		1	0
Dielectric 3	Prepreg	FR4	0.23 mm	Not specified	4.5	0.02
In3.Cu	Copper		0.035 mm		1	0
Dielectric 4	Core	FR4	0.33 mm	Not specified	4.5	0.02
In4.Cu	Copper		0.035 mm		1	0
Dielectric 5	Prepreg	FR4	0.23 mm	Not specified	4.5	0.02
B.Cu	Copper		0.035 mm		1	0
B.Mask	Bottom solder mask	Not specified	0.01 mm	Not specified	3.3	0
B.Paste	Bottom solder paste		Not specified		1	0
B.Silkscreen	Bottom silk screen	Not specified	Not specified	Not specified	1	0

Drill report for Consolation_Kicad.kicad_pcb
Created on 2026-11-04T20:44:57

Copper Layer Stackup:

```
    ==========================================================================
    L1 :  F.Cu                    front
    L2 :  In1.Cu                  in1
    L3 :  In2.Cu                  in2
    L4 :  In3.Cu                  in3
    L5 :  In4.Cu                  in4
    L6 :  B.Cu                    back
```

Drill file 'Consolation_Kicad-PTH-drl.gbr' contains
plated through holes:

```
    ==========================================================================
    T1  0.200mm  0.0079"  (1143 holes))
    T2  0.200mm  0.0079"  (10 holes))
    T3  0.500mm  0.0197"  (4 holes)  (with 4 slots)
    T4  0.800mm  0.0315"  (2 holes))
    T5  0.900mm  0.0354"  (4 holes)  (with 4 slots)
    T6  1.100mm  0.0433"  (20 holes))
    T7  3.000mm  0.1181"  (4 holes))
    T8  3.800mm  0.1496"  (4 holes))

    Total plated holes count 1191
```

Drill file 'Consolation_Kicad-NPTH-drl.gbr' contains
unplated through holes:

```
    ==========================================================================
    T1  0.650mm  0.0256"  (2 holes)  (with 1 slot)
    T2  0.750mm  0.0295"  (4 holes))
    T3  1.700mm  0.0669"  (2 holes))
    T4  2.600mm  0.1024"  (6 holes))
    T5  5.000mm  0.1969"  (1 hole)  (with 1 slot)

    Total unplated holes count 15
```

Board Technology	Min Trace Width	0.1016mm
	Min via size	0.2mm – 0.4mm
	Min spacing	0.1016mm
	Layer count	6x
	Impedance Matching	Yes, see impedance report
	Teardrops	By design
	Dimensions (L x W x H)	137.5mm x 76.6mm x 1.6mm
Silkscreen	Color	White
Material	Environmental	Lead-free and capable of meeting a lead-free assembly process
	Material	FR-4 >= TG150 or equivalent
	Finished thickness	1.6mm ±10%
	Compliance	Must meet UL-94V0 and UL-796
	Bow & Twist	Class A
Copper surface	Finish process	ENIG >= 1u thickness
	Finished plating	Must meet IPC-A-600 latest revision
Solder mask	Finish	Type SMOBC
	Thickness	0.4mils – 1.2mils
	Color	As specified in order
Drilling	Hole tolerance	IPC-A-600 latest revision Class 2
	Hole size and count	See drilling table
	PTH and NPTH	Separate drilling files
Manufacturing	Compliance	IPC-6012 Class 2; IPC-600G Class 2
	Material	All materials must be RoHS
	UL number	UL EXXXXX file number and UL flammability compliance must be added on TOP SILK
	X out allowed	1x OUT allowed
Testing	Electrical test	All PCB must be electrically tested
	Test coupon	Test coupon must be added on each panel and coupon be returned with test report on each production lot
Modifications	Warning	Customer must be advised of any modifications to gerber files or derogation to any of the requirements

Revision	Change Order


Designed by: Jean-Francois Bilodeau
P.Eng #6022173
203-1690 rue des quatre-saisons
Sherbrooke, CANADA, J1E0N2

KiCad Rev 10.0

Logo

Sheet Size: A3

Project: Consolation [Console Emulation]	*Drawn by: Jean-Francois Bilodeau*	*Sheet: 1 of 13*
Sheet Title: Consolation_Kicad.kicad_pcb	*Approved by: Not applicable*	*Status: Released*
Date: 2026-11-05	*BOM: Consolation_1.00-0A_BOM*	*Current Revision: 1.00-0A*



Layer Name	Type	Material	Thickness	Color	Epsilon R	Loss Tangent
F.Silkscreen	Top silk screen	Not specified	Not specified	Not specified	1	0
F.Paste	Top solder paste		Not specified		1	0
F.Mask	Top solder mask	Not specified	0.01 mm	Not specified	3.3	0
F.Cu	Copper		0.035 mm		1	0
Dielectric 1	Prepreg	FR4	0.23 mm	Not specified	4.5	0.02
In1.Cu	Copper		0.035 mm		1	0
Dielectric 2	Core	FR4	0.33 mm	Not specified	4.5	0.02
In2.Cu	Copper		0.035 mm		1	0
Dielectric 3	Prepreg	FR4	0.23 mm	Not specified	4.5	0.02
In3.Cu	Copper		0.035 mm		1	0
Dielectric 4	Core	FR4	0.33 mm	Not specified	4.5	0.02
In4.Cu	Copper		0.035 mm		1	0
Dielectric 5	Prepreg	FR4	0.23 mm	Not specified	4.5	0.02
B.Cu	Copper		0.035 mm		1	0
B.Mask	Bottom solder mask	Not specified	0.01 mm	Not specified	3.3	0
B.Paste	Bottom solder paste		Not specified		1	0
B.Silkscreen	Bottom silk screen	Not specified	Not specified	Not specified	1	0

Drill report for Consolation_Kicad.kicad_pcb
Created on 2026-11-04T20:44:57

Copper Layer Stackup:

```
    ================================================================
    L1 :  F.Cu                    front
    L2 :  In1.Cu                  in1
    L3 :  In2.Cu                  in2
    L4 :  In3.Cu                  in3
    L5 :  In4.Cu                  in4
    L6 :  B.Cu                    back
```

Drill file 'Consolation_Kicad-PTH-drl.gbr' contains
plated through holes:

```
    ================================================================
    T1  0.200mm  0.0079"  (1143 holes))
    T2  0.200mm  0.0079"  (10 holes))
    T3  0.500mm  0.0197"  (4 holes)  (with 4 slots)
    T4  0.800mm  0.0315"  (2 holes))
    T5  0.900mm  0.0354"  (4 holes)  (with 4 slots)
    T6  1.100mm  0.0433"  (20 holes))
    T7  3.000mm  0.1181"  (4 holes))
    T8  3.800mm  0.1496"  (4 holes))

    Total plated holes count 1191
```

Drill file 'Consolation_Kicad-NPTH-drl.gbr' contains
unplated through holes:

```
    ================================================================
    T1  0.650mm  0.0256"  (2 holes)  (with 1 slot)
    T2  0.750mm  0.0295"  (4 holes))
    T3  1.700mm  0.0669"  (2 holes))
    T4  2.600mm  0.1024"  (6 holes))
    T5  5.000mm  0.1969"  (1 hole)  (with 1 slot)

    Total unplated holes count 15
```

Board Technology	Min Trace Width	0.1016mm
	Min via size	0.2mm – 0.4mm
	Min spacing	0.1016mm
	Layer count	6x
	Impedance Matching	Yes, see impedance report
	Teardrops	By design
	Dimensions (L x W x H)	137.5mm x 76.6mm x 1.6mm
Silkscreen	Color	White
Material	Environmental	Lead-free and capable of meeting a lead-free assembly process
	Material	FR-4 >= TG150 or equivalent
	Finished thickness	1.6mm ±10%
	Compliance	Must meet UL-94V0 and UL-796
	Bow & Twist	Class A
Copper surface	Finish process	ENIG >= 1u thickness
	Finished plating	Must meet IPC-A-600 latest revision
Solder mask	Finish	Type SMOBC
	Thickness	0.4mils – 1.2mils
	Color	As specified in order
Drilling	Hole tolerance	IPC-A-600 latest revision Class 2
	Hole size and count	See drilling table
	PTH and NPTH	Separate drilling files
Manufacturing	Compliance	IPC-6012 Class 2; IPC-600G Class 2
	Material	All materials must be RoHS
	UL number	UL EXXXXX file number and UL flammability compliance must be added on TOP SILK
	X out allowed	1x OUT allowed
Testing	Electrical test	All PCB must be electrically tested
	Test coupon	Test coupon must be added on each panel and coupon be returned with test report on each production lot
Modifications	Warning	Customer must be advised of any modifications to gerber files or derogation to any of the requirements


Revision	Change Order

Designed by: Jean-Francois Bilodeau
P.Eng #6022173
203-1690 rue des quatre-saisons
Sherbrooke, CANADA, J1E0N2
KiCad Rev 10.0

Logo

Sheet Size: A3

Project: Consolation [Console Emulation]	*Drawn by: Jean-Francois Bilodeau*	*Sheet: 2 of 13*
Sheet Title: Consolation_Kicad.kicad_pcb	*Approved by: Not applicable*	*Status: Released*
Date: 2026-11-05	*BOM: Consolation_1.00-0A_BOM*	*Current Revision: 1.00-0A*



Layer Name	Type	Material	Thickness	Color	Epsilon R	Loss Tangent
F.Silkscreen	Top silk screen	Not specified	Not specified	Not specified	1	0
F.Paste	Top solder paste		Not specified		1	0
F.Mask	Top solder mask	Not specified	0.01 mm	Not specified	3.3	0
F.Cu	Copper		0.035 mm		1	0
Dielectric 1	Prepreg	FR4	0.23 mm	Not specified	4.5	0.02
In1.Cu	Copper		0.035 mm		1	0
Dielectric 2	Core	FR4	0.33 mm	Not specified	4.5	0.02
In2.Cu	Copper		0.035 mm		1	0
Dielectric 3	Prepreg	FR4	0.23 mm	Not specified	4.5	0.02
In3.Cu	Copper		0.035 mm		1	0
Dielectric 4	Core	FR4	0.33 mm	Not specified	4.5	0.02
In4.Cu	Copper		0.035 mm		1	0
Dielectric 5	Prepreg	FR4	0.23 mm	Not specified	4.5	0.02
B.Cu	Copper		0.035 mm		1	0
B.Mask	Bottom solder mask	Not specified	0.01 mm	Not specified	3.3	0
B.Paste	Bottom solder paste		Not specified		1	0
B.Silkscreen	Bottom silk screen	Not specified	Not specified	Not specified	1	0

Drill report for Consolation_Kicad.kicad_pcb
Created on 2026-11-04T20:44:57

Copper Layer Stackup:

```
    ================================================================
    L1 :  F.Cu                    front
    L2 :  In1.Cu                  in1
    L3 :  In2.Cu                  in2
    L4 :  In3.Cu                  in3
    L5 :  In4.Cu                  in4
    L6 :  B.Cu                    back
```

Drill file 'Consolation_Kicad-PTH-drl.gbr' contains
plated through holes:

```
    ================================================================
    T1  0.200mm  0.0079"  (1143 holes))
    T2  0.200mm  0.0079"  (10 holes))
    T3  0.500mm  0.0197"  (4 holes)  (with 4 slots)
    T4  0.800mm  0.0315"  (2 holes))
    T5  0.900mm  0.0354"  (4 holes)  (with 4 slots)
    T6  1.100mm  0.0433"  (20 holes))
    T7  3.000mm  0.1181"  (4 holes))
    T8  3.800mm  0.1496"  (4 holes))

    Total plated holes count 1191
```

Drill file 'Consolation_Kicad-NPTH-drl.gbr' contains
unplated through holes:

```
    ================================================================
    T1  0.650mm  0.0256"  (2 holes)  (with 1 slot)
    T2  0.750mm  0.0295"  (4 holes))
    T3  1.700mm  0.0669"  (2 holes))
    T4  2.600mm  0.1024"  (6 holes))
    T5  5.000mm  0.1969"  (1 hole)  (with 1 slot)

    Total unplated holes count 15
```


Board Technology	Min Trace Width	0.1016mm
	Min via size	0.2mm – 0.4mm
	Min spacing	0.1016mm
	Layer count	6x
	Impedance Matching	Yes, see impedance report
	Teardrops	By design
	Dimensions (L x W x H)	137.5mm x 76.6mm x 1.6mm
Silkscreen	Color	White
Material	Environmental	Lead-free and capable of meeting a lead-free assembly process
	Material	FR-4 >= TG150 or equivalent
	Finished thickness	1.6mm ±10%
	Compliance	Must meet UL-94V0 and UL-796
	Bow & Twist	Class A
Copper surface	Finish process	ENIG >= 1u thickness
	Finished plating	Must meet IPC-A-600 latest revision
Solder mask	Finish	Type SMOBC
	Thickness	0.4mils – 1.2mils
	Color	As specified in order
Drilling	Hole tolerance	IPC-A-600 latest revision Class 2
	Hole size and count	See drilling table
	PTH and NPTH	Separate drilling files
Manufacturing	Compliance	IPC-6012 Class 2; IPC-600G Class 2
	Material	All materials must be RoHS
	UL number	UL EXXXXX file number and UL flammability compliance must be added on TOP SILK
	X out allowed	1x OUT allowed
Testing	Electrical test	All PCB must be electrically tested
	Test coupon	Test coupon must be added on each panel and coupon be returned with test report on each production lot
Modifications	Warning	Customer must be advised of any modifications to gerber files or derogation to any of the requirements

Revision	Change Order

Designed by: Jean-Francois Bilodeau
P.Eng #6022173
203-1690 rue des quatre-saisons
Sherbrooke, CANADA, J1E0N2
KiCad Rev 10.0

Logo

Project: Consolation [Console Emulation]	*Drawn by: Jean-Francois Bilodeau*	*Sheet Size: A3*
Sheet Title: Consolation_Kicad.kicad_pcb	*Approved by: Not applicable*	*Sheet: 3 of 13*
Date: 2026-11-05	*BOM: Consolation_1.00-0A_BOM*	*Status: Released*
		Current Revision: 1.00-0A



Layer Name	Type	Material	Thickness	Color	Epsilon R	Loss Tangent
F.Silkscreen	Top silk screen	Not specified	Not specified	Not specified	1	0
F.Paste	Top solder paste		Not specified		1	0
F.Mask	Top solder mask	Not specified	0.01 mm	Not specified	3.3	0
F.Cu	Copper		0.035 mm		1	0
Dielectric 1	Prepreg	FR4	0.23 mm	Not specified	4.5	0.02
In1.Cu	Copper		0.035 mm		1	0
Dielectric 2	Core	FR4	0.33 mm	Not specified	4.5	0.02
In2.Cu	Copper		0.035 mm		1	0
Dielectric 3	Prepreg	FR4	0.23 mm	Not specified	4.5	0.02
In3.Cu	Copper		0.035 mm		1	0
Dielectric 4	Core	FR4	0.33 mm	Not specified	4.5	0.02
In4.Cu	Copper		0.035 mm		1	0
Dielectric 5	Prepreg	FR4	0.23 mm	Not specified	4.5	0.02
B.Cu	Copper		0.035 mm		1	0
B.Mask	Bottom solder mask	Not specified	0.01 mm	Not specified	3.3	0
B.Paste	Bottom solder paste		Not specified		1	0
B.Silkscreen	Bottom silk screen	Not specified	Not specified	Not specified	1	0

Drill report for Consolation_Kicad.kicad_pcb
Created on 2026-11-04T20:44:57

Copper Layer Stackup:

```
    ==========================================================================
    L1 :  F.Cu                    front
    L2 :  In1.Cu                  in1
    L3 :  In2.Cu                  in2
    L4 :  In3.Cu                  in3
    L5 :  In4.Cu                  in4
    L6 :  B.Cu                    back
```

Drill file 'Consolation_Kicad-PTH-drl.gbr' contains
plated through holes:

```
    ==========================================================================
    T1  0.200mm  0.0079"  (1143 holes))
    T2  0.200mm  0.0079"  (10 holes))
    T3  0.500mm  0.0197"  (4 holes)  (with 4 slots)
    T4  0.800mm  0.0315"  (2 holes))
    T5  0.900mm  0.0354"  (4 holes)  (with 4 slots)
    T6  1.100mm  0.0433"  (20 holes))
    T7  3.000mm  0.1181"  (4 holes))
    T8  3.800mm  0.1496"  (4 holes))

    Total plated holes count 1191
```

Drill file 'Consolation_Kicad-NPTH-drl.gbr' contains
unplated through holes:

```
    ==========================================================================
    T1  0.650mm  0.0256"  (2 holes)  (with 1 slot)
    T2  0.750mm  0.0295"  (4 holes))
    T3  1.700mm  0.0669"  (2 holes))
    T4  2.600mm  0.1024"  (6 holes))
    T5  5.000mm  0.1969"  (1 hole)  (with 1 slot)

    Total unplated holes count 15
```

Board Technology	Min Trace Width	0.1016mm
	Min via size	0.2mm – 0.4mm
	Min spacing	0.1016mm
	Layer count	6x
	Impedance Matching	Yes, see impedance report
	Teardrops	By design
	Dimensions (L x W x H)	137.5mm x 76.6mm x 1.6mm
Silkscreen	Color	White
Material	Environmental	Lead-free and capable of meeting a lead-free assembly process
	Material	FR-4 >= TG150 or equivalent
	Finished thickness	1.6mm ±10%
	Compliance	Must meet UL-94V0 and UL-796
	Bow & Twist	Class A
Copper surface	Finish process	ENIG >= 1u thickness
	Finished plating	Must meet IPC-A-600 latest revision
Solder mask	Finish	Type SMOBC
	Thickness	0.4mils – 1.2mils
	Color	As specified in order
Drilling	Hole tolerance	IPC-A-600 latest revision Class 2
	Hole size and count	See drilling table
	PTH and NPTH	Separate drilling files
Manufacturing	Compliance	IPC-6012 Class 2; IPC-600G Class 2
	Material	All materials must be RoHS
	UL number	UL EXXXXX file number and UL flammability compliance must be added on TOP SILK
	X out allowed	1x OUT allowed
Testing	Electrical test	All PCB must be electrically tested
	Test coupon	Test coupon must be added on each panel and coupon be returned with test report on each production lot
Modifications	Warning	Customer must be advised of any modifications to gerber files or derogation to any of the requirements


Revision	*Change Order*

Designed by: Jean-Francois Bilodeau
P.Eng #6022173
203-1690 rue des quatre-saisons
Sherbrooke, CANADA, J1E0N2
KiCad Rev 10.0

Logo

Sheet Size: A3

Project: Consolation [Console Emulation]	*Drawn by: Jean-Francois Bilodeau*	*Sheet: 4 of 13*
Sheet Title: Consolation_Kicad.kicad_pcb	*Approved by: Not applicable*	*Status: Released*
Date: 2026-11-05	*BOM: Consolation_1.00-0A_BOM*	*Current Revision: 1.00-0A*



Layer Name	Type	Material	Thickness	Color	Epsilon R	Loss Tangent
F.Silkscreen	Top silk screen	Not specified	Not specified	Not specified	1	0
F.Paste	Top solder paste		Not specified		1	0
F.Mask	Top solder mask	Not specified	0.01 mm	Not specified	3.3	0
F.Cu	Copper		0.035 mm		1	0
Dielectric 1	Prepreg	FR4	0.23 mm	Not specified	4.5	0.02
In1.Cu	Copper		0.035 mm		1	0
Dielectric 2	Core	FR4	0.33 mm	Not specified	4.5	0.02
In2.Cu	Copper		0.035 mm		1	0
Dielectric 3	Prepreg	FR4	0.23 mm	Not specified	4.5	0.02
In3.Cu	Copper		0.035 mm		1	0
Dielectric 4	Core	FR4	0.33 mm	Not specified	4.5	0.02
In4.Cu	Copper		0.035 mm		1	0
Dielectric 5	Prepreg	FR4	0.23 mm	Not specified	4.5	0.02
B.Cu	Copper		0.035 mm		1	0
B.Mask	Bottom solder mask	Not specified	0.01 mm	Not specified	3.3	0
B.Paste	Bottom solder paste		Not specified		1	0
B.Silkscreen	Bottom silk screen	Not specified	Not specified	Not specified	1	0

Drill report for Consolation_Kicad.kicad_pcb
Created on 2026-11-04T20:44:57

Copper Layer Stackup:

```
    ================================================================
    L1 :  F.Cu                    front
    L2 :  In1.Cu                  in1
    L3 :  In2.Cu                  in2
    L4 :  In3.Cu                  in3
    L5 :  In4.Cu                  in4
    L6 :  B.Cu                    back
```

Drill file 'Consolation_Kicad-PTH-drl.gbr' contains
plated through holes:

```
    ================================================================
    T1  0.200mm  0.0079"  (1143 holes))
    T2  0.200mm  0.0079"  (10 holes))
    T3  0.500mm  0.0197"  (4 holes)  (with 4 slots)
    T4  0.800mm  0.0315"  (2 holes))
    T5  0.900mm  0.0354"  (4 holes)  (with 4 slots)
    T6  1.100mm  0.0433"  (20 holes))
    T7  3.000mm  0.1181"  (4 holes))
    T8  3.800mm  0.1496"  (4 holes))

    Total plated holes count 1191
```

Drill file 'Consolation_Kicad-NPTH-drl.gbr' contains
unplated through holes:

```
    ================================================================
    T1  0.650mm  0.0256"  (2 holes)  (with 1 slot)
    T2  0.750mm  0.0295"  (4 holes))
    T3  1.700mm  0.0669"  (2 holes))
    T4  2.600mm  0.1024"  (6 holes))
    T5  5.000mm  0.1969"  (1 hole)  (with 1 slot)

    Total unplated holes count 15
```

Board Technology	Min Trace Width	0.1016mm
	Min via size	0.2mm – 0.4mm
	Min spacing	0.1016mm
	Layer count	6x
	Impedance Matching	Yes, see impedance report
	Teardrops	By design
	Dimensions (L x W x H)	137.5mm x 76.6mm x 1.6mm
Silkscreen	Color	White
Material	Environmental	Lead-free and capable of meeting a lead-free assembly process
	Material	FR-4 >= TG150 or equivalent
	Finished thickness	1.6mm ±10%
	Compliance	Must meet UL-94V0 and UL-796
	Bow & Twist	Class A
Copper surface	Finish process	ENIG >= 1u thickness
	Finished plating	Must meet IPC-A-600 latest revision
Solder mask	Finish	Type SMOBC
	Thickness	0.4mils – 1.2mils
	Color	As specified in order
Drilling	Hole tolerance	IPC-A-600 latest revision Class 2
	Hole size and count	See drilling table
	PTH and NPTH	Separate drilling files
Manufacturing	Compliance	IPC-6012 Class 2; IPC-600G Class 2
	Material	All materials must be RoHS
	UL number	UL EXXXXX file number and UL flammability compliance must be added on TOP SILK
	X out allowed	1x OUT allowed
Testing	Electrical test	All PCB must be electrically tested
	Test coupon	Test coupon must be added on each panel and coupon be returned with test report on each production lot
Modifications	Warning	Customer must be advised of any modifications to gerber files or derogation to any of the requirements


Revision	Change Order

Designed by: Jean-Francois Bilodeau
P.Eng #6022173
203-1690 rue des quatre-saisons
Sherbrooke, CANADA, J1E0N2
KiCad Rev 10.0

Logo

Sheet Size: A3

Project: Consolation [Console Emulation]	*Drawn by: Jean-Francois Bilodeau*	*Sheet: 5 of 13*
Sheet Title: Consolation_Kicad.kicad_pcb	*Approved by: Not applicable*	*Status: Released*
Date: 2026-11-05	*BOM: Consolation_1.00-0A_BOM*	*Current Revision: 1.00-0A*



Layer Name	Type	Material	Thickness	Color	Epsilon R	Loss Tangent
F.Silkscreen	Top silk screen	Not specified	Not specified	Not specified	1	0
F.Paste	Top solder paste		Not specified		1	0
F.Mask	Top solder mask	Not specified	0.01 mm	Not specified	3.3	0
F.Cu	Copper		0.035 mm		1	0
Dielectric 1	Prepreg	FR4	0.23 mm	Not specified	4.5	0.02
In1.Cu	Copper		0.035 mm		1	0
Dielectric 2	Core	FR4	0.33 mm	Not specified	4.5	0.02
In2.Cu	Copper		0.035 mm		1	0
Dielectric 3	Prepreg	FR4	0.23 mm	Not specified	4.5	0.02
In3.Cu	Copper		0.035 mm		1	0
Dielectric 4	Core	FR4	0.33 mm	Not specified	4.5	0.02
In4.Cu	Copper		0.035 mm		1	0
Dielectric 5	Prepreg	FR4	0.23 mm	Not specified	4.5	0.02
B.Cu	Copper		0.035 mm		1	0
B.Mask	Bottom solder mask	Not specified	0.01 mm	Not specified	3.3	0
B.Paste	Bottom solder paste		Not specified		1	0
B.Silkscreen	Bottom silk screen	Not specified	Not specified	Not specified	1	0

Drill report for Consolation_Kicad.kicad_pcb
Created on 2026-11-04T20:44:57

Copper Layer Stackup:

```
    ================================================================
    L1 :  F.Cu                    front
    L2 :  In1.Cu                  in1
    L3 :  In2.Cu                  in2
    L4 :  In3.Cu                  in3
    L5 :  In4.Cu                  in4
    L6 :  B.Cu                    back
```

Drill file 'Consolation_Kicad-PTH-drl.gbr' contains
plated through holes:

```
    ================================================================
    T1  0.200mm  0.0079"  (1143 holes))
    T2  0.200mm  0.0079"  (10 holes))
    T3  0.500mm  0.0197"  (4 holes)  (with 4 slots)
    T4  0.800mm  0.0315"  (2 holes))
    T5  0.900mm  0.0354"  (4 holes)  (with 4 slots)
    T6  1.100mm  0.0433"  (20 holes))
    T7  3.000mm  0.1181"  (4 holes))
    T8  3.800mm  0.1496"  (4 holes))

    Total plated holes count 1191
```

Drill file 'Consolation_Kicad-NPTH-drl.gbr' contains
unplated through holes:

```
    ================================================================
    T1  0.650mm  0.0256"  (2 holes)  (with 1 slot)
    T2  0.750mm  0.0295"  (4 holes))
    T3  1.700mm  0.0669"  (2 holes))
    T4  2.600mm  0.1024"  (6 holes))
    T5  5.000mm  0.1969"  (1 hole)  (with 1 slot)

    Total unplated holes count 15
```

Board Technology	Min Trace Width	0.1016mm
	Min via size	0.2mm – 0.4mm
	Min spacing	0.1016mm
	Layer count	6x
	Impedance Matching	Yes, see impedance report
	Teardrops	By design
	Dimensions (L x W x H)	137.5mm x 76.6mm x 1.6mm
Silkscreen	Color	White
Material	Environmental	Lead-free and capable of meeting a lead-free assembly process
	Material	FR-4 >= TG150 or equivalent
	Finished thickness	1.6mm ±10%
	Compliance	Must meet UL-94V0 and UL-796
	Bow & Twist	Class A
Copper surface	Finish process	ENIG >= 1u thickness
	Finished plating	Must meet IPC-A-600 latest revision
Solder mask	Finish	Type SMOBC
	Thickness	0.4mils – 1.2mils
	Color	As specified in order
Drilling	Hole tolerance	IPC-A-600 latest revision Class 2
	Hole size and count	See drilling table
	PTH and NPTH	Separate drilling files
Manufacturing	Compliance	IPC-6012 Class 2; IPC-600G Class 2
	Material	All materials must be RoHS
	UL number	UL EXXXXX file number and UL flammability compliance must be added on TOP SILK
	X out allowed	1x OUT allowed
Testing	Electrical test	All PCB must be electrically tested
	Test coupon	Test coupon must be added on each panel and coupon be returned with test report on each production lot
Modifications	Warning	Customer must be advised of any modifications to gerber files or derogation to any of the requirements


Revision	Change Order

Designed by: Jean-Francois Bilodeau
P.Eng #6022173
203-1690 rue des quatre-saisons
Sherbrooke, CANADA, J1E0N2
KICad Rev 10.0

Logo

Sheet Size: A3

Project: Consolation [Console Emulation]	*Drawn by: Jean-Francois Bilodeau*	*Sheet: 6 of 13*
Sheet Title: Consolation_Kicad.kicad_pcb	*Approved by: Not applicable*	*Status: Released*
Date: 2026-11-05	*BOM: Consolation_1.00-0A_BOM*	*Current Revision: 1.00-0A*



Layer Name	Type	Material	Thickness	Color	Epsilon R	Loss Tangent
F.Silkscreen	Top silk screen	Not specified	Not specified	Not specified	1	0
F.Paste	Top solder paste		Not specified		1	0
F.Mask	Top solder mask	Not specified	0.01 mm	Not specified	3.3	0
F.Cu	Copper		0.035 mm		1	0
Dielectric 1	Prepreg	FR4	0.23 mm	Not specified	4.5	0.02
In1.Cu	Copper		0.035 mm		1	0
Dielectric 2	Core	FR4	0.33 mm	Not specified	4.5	0.02
In2.Cu	Copper		0.035 mm		1	0
Dielectric 3	Prepreg	FR4	0.23 mm	Not specified	4.5	0.02
In3.Cu	Copper		0.035 mm		1	0
Dielectric 4	Core	FR4	0.33 mm	Not specified	4.5	0.02
In4.Cu	Copper		0.035 mm		1	0
Dielectric 5	Prepreg	FR4	0.23 mm	Not specified	4.5	0.02
B.Cu	Copper		0.035 mm		1	0
B.Mask	Bottom solder mask	Not specified	0.01 mm	Not specified	3.3	0
B.Paste	Bottom solder paste		Not specified		1	0
B.Silkscreen	Bottom silk screen	Not specified	Not specified	Not specified	1	0

Drill report for Consolation_Kicad.kicad_pcb
Created on 2026-11-04T20:44:57

Copper Layer Stackup:

```
    ==========================================================================
    L1 :  F.Cu                    front
    L2 :  In1.Cu                  in1
    L3 :  In2.Cu                  in2
    L4 :  In3.Cu                  in3
    L5 :  In4.Cu                  in4
    L6 :  B.Cu                    back
```

Drill file 'Consolation_Kicad-PTH-drl.gbr' contains
plated through holes:

```
    ==========================================================================
    T1  0.200mm  0.0079"  (1143 holes))
    T2  0.200mm  0.0079"  (10 holes))
    T3  0.500mm  0.0197"  (4 holes)  (with 4 slots)
    T4  0.800mm  0.0315"  (2 holes))
    T5  0.900mm  0.0354"  (4 holes)  (with 4 slots)
    T6  1.100mm  0.0433"  (20 holes))
    T7  3.000mm  0.1181"  (4 holes))
    T8  3.800mm  0.1496"  (4 holes))

    Total plated holes count 1191
```

Drill file 'Consolation_Kicad-NPTH-drl.gbr' contains
unplated through holes:

```
    ==========================================================================
    T1  0.650mm  0.0256"  (2 holes)  (with 1 slot)
    T2  0.750mm  0.0295"  (4 holes))
    T3  1.700mm  0.0669"  (2 holes))
    T4  2.600mm  0.1024"  (6 holes))
    T5  5.000mm  0.1969"  (1 hole)  (with 1 slot)

    Total unplated holes count 15
```

Board Technology	Min Trace Width	0.1016mm
	Min via size	0.2mm – 0.4mm
	Min spacing	0.1016mm
	Layer count	6x
	Impedance Matching	Yes, see impedance report
	Teardrops	By design
	Dimensions (L x W x H)	137.5mm x 76.6mm x 1.6mm
Silkscreen	Color	White
Material	Environmental	Lead-free and capable of meeting a lead-free assembly process
	Material	FR-4 >= TG150 or equivalent
	Finished thickness	1.6mm ±10%
	Compliance	Must meet UL-94V0 and UL-796
	Bow & Twist	Class A
Copper surface	Finish process	ENIG >= 1u thickness
	Finished plating	Must meet IPC-A-600 latest revision
Solder mask	Finish	Type SMOBC
	Thickness	0.4mils – 1.2mils
	Color	As specified in order
Drilling	Hole tolerance	IPC-A-600 latest revision Class 2
	Hole size and count	See drilling table
	PTH and NPTH	Separate drilling files
Manufacturing	Compliance	IPC-6012 Class 2; IPC-600G Class 2
	Material	All materials must be RoHS
	UL number	UL EXXXXX file number and UL flammability compliance must be added on TOP SILK
	X out allowed	1x OUT allowed
Testing	Electrical test	All PCB must be electrically tested
	Test coupon	Test coupon must be added on each panel and coupon be returned with test report on each production lot
Modifications	Warning	Customer must be advised of any modifications to gerber files or derogation to any of the requirements

Revision	Change Order

Designed by: Jean-Francois Bilodeau
P.Eng #6022173
203-1690 rue des quatre-saisons
Sherbrooke, CANADA, J1E0N2

KiCad Rev 10.0

Logo

Sheet Size: A3

Project: Consolation [Console Emulation]	*Drawn by: Jean-Francois Bilodeau*	*Sheet: 7 of 13*
Sheet Title: Consolation_Kicad.kicad_pcb	*Approved by: Not applicable*	*Status: Released*
Date: 2026-11-05	*BOM: Consolation_1.00-0A_BOM*	*Current Revision: 1.00-0A*

Layer Name	Type	Material	Thickness	Color	Epsilon R	Loss Tangent
F.Silkscreen	Top silk screen	Not specified	Not specified	Not specified	1	0
F.Paste	Top solder paste		Not specified		1	0
F.Mask	Top solder mask	Not specified	0.01 mm	Not specified	3.3	0
F.Cu	Copper		0.035 mm		1	0
Dielectric 1	Prepreg	FR4	0.23 mm	Not specified	4.5	0.02
In1.Cu	Copper		0.035 mm		1	0
Dielectric 2	Core	FR4	0.33 mm	Not specified	4.5	0.02
In2.Cu	Copper		0.035 mm		1	0
Dielectric 3	Prepreg	FR4	0.23 mm	Not specified	4.5	0.02
In3.Cu	Copper		0.035 mm		1	0
Dielectric 4	Core	FR4	0.33 mm	Not specified	4.5	0.02
In4.Cu	Copper		0.035 mm		1	0
Dielectric 5	Prepreg	FR4	0.23 mm	Not specified	4.5	0.02
B.Cu	Copper		0.035 mm		1	0
B.Mask	Bottom solder mask	Not specified	0.01 mm	Not specified	3.3	0
B.Paste	Bottom solder paste		Not specified		1	0
B.Silkscreen	Bottom silk screen	Not specified	Not specified	Not specified	1	0

Drill report for Consolation_Kicad.kicad_pcb
Created on 2026-11-04T20:44:57

Copper Layer Stackup:

```
    ================================================================
    L1 :  F.Cu                    front
    L2 :  In1.Cu                  in1
    L3 :  In2.Cu                  in2
    L4 :  In3.Cu                  in3
    L5 :  In4.Cu                  in4
    L6 :  B.Cu                    back
```

Drill file 'Consolation_Kicad-PTH-drl.gbr' contains
plated through holes:

```
    ================================================================
    T1  0.200mm  0.0079"  (1143 holes))
    T2  0.200mm  0.0079"  (10 holes))
    T3  0.500mm  0.0197"  (4 holes)  (with 4 slots)
    T4  0.800mm  0.0315"  (2 holes))
    T5  0.900mm  0.0354"  (4 holes)  (with 4 slots)
    T6  1.100mm  0.0433"  (20 holes))
    T7  3.000mm  0.1181"  (4 holes))
    T8  3.800mm  0.1496"  (4 holes))

    Total plated holes count 1191
```

Drill file 'Consolation_Kicad-NPTH-drl.gbr' contains
unplated through holes:

```
    ================================================================
    T1  0.650mm  0.0256"  (2 holes)  (with 1 slot)
    T2  0.750mm  0.0295"  (4 holes))
    T3  1.700mm  0.0669"  (2 holes))
    T4  2.600mm  0.1024"  (6 holes))
    T5  5.000mm  0.1969"  (1 hole)  (with 1 slot)

    Total unplated holes count 15
```

Board Technology	Min Trace Width	0.1016mm
	Min via size	0.2mm – 0.4mm
	Min spacing	0.1016mm
	Layer count	6x
	Impedance Matching	Yes, see impedance report
	Teardrops	By design
	Dimensions (L x W x H)	137.5mm x 76.6mm x 1.6mm
Silkscreen	Color	White
Material	Environmental	Lead-free and capable of meeting a lead-free assembly process
	Material	FR-4 >= TG150 or equivalent
	Finished thickness	1.6mm ±10%
	Compliance	Must meet UL-94V0 and UL-796
	Bow & Twist	Class A
Copper surface	Finish process	ENIG >= 1u thickness
	Finished plating	Must meet IPC-A-600 latest revision
Solder mask	Finish	Type SMOBC
	Thickness	0.4mils – 1.2mils
	Color	As specified in order
Drilling	Hole tolerance	IPC-A-600 latest revision Class 2
	Hole size and count	See drilling table
	PTH and NPTH	Separate drilling files
Manufacturing	Compliance	IPC-6012 Class 2; IPC-600G Class 2
	Material	All materials must be RoHS
	UL number	UL EXXXXX file number and UL flammability compliance must be added on TOP SILK
	X out allowed	1x OUT allowed
Testing	Electrical test	All PCB must be electrically tested
	Test coupon	Test coupon must be added on each panel and coupon be returned with test report on each production lot
Modifications	Warning	Customer must be advised of any modifications to gerber files or derogation to any of the requirements

Revision	Change Order

Designed by: Jean-Francois Bilodeau
P.Eng #6022173
203-1690 rue des quatre-saisons
Sherbrooke, CANADA, J1E0N2
KiCad Rev 10.0

Logo

Sheet Size: A3

Project: Consolation [Console Emulation]	*Drawn by: Jean-Francois Bilodeau*	*Sheet: 8 of 13*
Sheet Title: Consolation_Kicad.kicad_pcb	*Approved by: Not applicable*	*Status: Released*
Date: 2026-11-05	*BOM: Consolation_1.00-0A_BOM*	*Current Revision: 1.00-0A*

Layer Name	Type	Material	Thickness	Color	Epsilon R	Loss Tangent
F.Silkscreen	Top silk screen	Not specified	Not specified	Not specified	1	0
F.Paste	Top solder paste		Not specified		1	0
F.Mask	Top solder mask	Not specified	0.01 mm	Not specified	3.3	0
F.Cu	Copper		0.035 mm		1	0
Dielectric 1	Prepreg	FR4	0.23 mm	Not specified	4.5	0.02
In1.Cu	Copper		0.035 mm		1	0
Dielectric 2	Core	FR4	0.33 mm	Not specified	4.5	0.02
In2.Cu	Copper		0.035 mm		1	0
Dielectric 3	Prepreg	FR4	0.23 mm	Not specified	4.5	0.02
In3.Cu	Copper		0.035 mm		1	0
Dielectric 4	Core	FR4	0.33 mm	Not specified	4.5	0.02
In4.Cu	Copper		0.035 mm		1	0
Dielectric 5	Prepreg	FR4	0.23 mm	Not specified	4.5	0.02
B.Cu	Copper		0.035 mm		1	0
B.Mask	Bottom solder mask	Not specified	0.01 mm	Not specified	3.3	0
B.Paste	Bottom solder paste		Not specified		1	0
B.Silkscreen	Bottom silk screen	Not specified	Not specified	Not specified	1	0

Drill report for Consolation_Kicad.kicad_pcb
Created on 2026-11-04T20:44:57

Copper Layer Stackup:

```
    ================================================================
    L1 :  F.Cu                    front
    L2 :  In1.Cu                  in1
    L3 :  In2.Cu                  in2
    L4 :  In3.Cu                  in3
    L5 :  In4.Cu                  in4
    L6 :  B.Cu                    back
```

Drill file 'Consolation_Kicad-PTH-drl.gbr' contains
plated through holes:

```
    ================================================================
    T1  0.200mm  0.0079"  (1143 holes))
    T2  0.200mm  0.0079"  (10 holes))
    T3  0.500mm  0.0197"  (4 holes)  (with 4 slots)
    T4  0.800mm  0.0315"  (2 holes))
    T5  0.900mm  0.0354"  (4 holes)  (with 4 slots)
    T6  1.100mm  0.0433"  (20 holes))
    T7  3.000mm  0.1181"  (4 holes))
    T8  3.800mm  0.1496"  (4 holes))

    Total plated holes count 1191
```

Drill file 'Consolation_Kicad-NPTH-drl.gbr' contains
unplated through holes:

```
    ================================================================
    T1  0.650mm  0.0256"  (2 holes)  (with 1 slot)
    T2  0.750mm  0.0295"  (4 holes))
    T3  1.700mm  0.0669"  (2 holes))
    T4  2.600mm  0.1024"  (6 holes))
    T5  5.000mm  0.1969"  (1 hole)  (with 1 slot)

    Total unplated holes count 15
```

Board Technology	Min Trace Width	0.1016mm
	Min via size	0.2mm – 0.4mm
	Min spacing	0.1016mm
	Layer count	6x
	Impedance Matching	Yes, see impedance report
	Teardrops	By design
	Dimensions (L x W x H)	137.5mm x 76.6mm x 1.6mm
Silkscreen	Color	White
Material	Environmental	Lead-free and capable of meeting a lead-free assembly process
	Material	FR-4 >= TG150 or equivalent
	Finished thickness	1.6mm ±10%
	Compliance	Must meet UL-94V0 and UL-796
	Bow & Twist	Class A
Copper surface	Finish process	ENIG >= 1u thickness
	Finished plating	Must meet IPC-A-600 latest revision
Solder mask	Finish	Type SMOBC
	Thickness	0.4mils – 1.2mils
	Color	As specified in order
Drilling	Hole tolerance	IPC-A-600 latest revision Class 2
	Hole size and count	See drilling table
	PTH and NPTH	Separate drilling files
Manufacturing	Compliance	IPC-6012 Class 2; IPC-600G Class 2
	Material	All materials must be RoHS
	UL number	UL EXXXXX file number and UL flammability compliance must be added on TOP SILK
	X out allowed	1x OUT allowed
Testing	Electrical test	All PCB must be electrically tested
	Test coupon	Test coupon must be added on each panel and coupon be returned with test report on each production lot
Modifications	Warning	Customer must be advised of any modifications to gerber files or derogation to any of the requirements


Revision	Change Order

Designed by: Jean-Francois Bilodeau
P.Eng #6022173
203-1690 rue des quatre-saisons
Sherbrooke, CANADA, J1E0N2
KiCad Rev 10.0

Logo

Project: Consolation [Console Emulation]
Drawn by: Jean-Francois Bilodeau
Sheet Title: Consolation_Kicad.kicad_pcb
Approved by: Not applicable
Date: 2026-11-05
BOM: Consolation_1.00-0A_BOM

Sheet Size: A3
Sheet: 9 of 13
Status: Released
Current Revision: 1.00-0A



Layer Name	Type	Material	Thickness	Color	Epsilon R	Loss Tangent
F.Silkscreen	Top silk screen	Not specified	Not specified	Not specified	1	0
F.Paste	Top solder paste		Not specified		1	0
F.Mask	Top solder mask	Not specified	0.01 mm	Not specified	3.3	0
F.Cu	Copper		0.035 mm		1	0
Dielectric 1	Prepreg	FR4	0.23 mm	Not specified	4.5	0.02
In1.Cu	Copper		0.035 mm		1	0
Dielectric 2	Core	FR4	0.33 mm	Not specified	4.5	0.02
In2.Cu	Copper		0.035 mm		1	0
Dielectric 3	Prepreg	FR4	0.23 mm	Not specified	4.5	0.02
In3.Cu	Copper		0.035 mm		1	0
Dielectric 4	Core	FR4	0.33 mm	Not specified	4.5	0.02
In4.Cu	Copper		0.035 mm		1	0
Dielectric 5	Prepreg	FR4	0.23 mm	Not specified	4.5	0.02
B.Cu	Copper		0.035 mm		1	0
B.Mask	Bottom solder mask	Not specified	0.01 mm	Not specified	3.3	0
B.Paste	Bottom solder paste		Not specified		1	0
B.Silkscreen	Bottom silk screen	Not specified	Not specified	Not specified	1	0

Drill report for Consolation_Kicad.kicad_pcb
Created on 2026-11-04T20:44:57

Copper Layer Stackup:

```
    ================================================================
    L1 :  F.Cu                    front
    L2 :  In1.Cu                  in1
    L3 :  In2.Cu                  in2
    L4 :  In3.Cu                  in3
    L5 :  In4.Cu                  in4
    L6 :  B.Cu                    back
```

Drill file 'Consolation_Kicad-PTH-drl.gbr' contains
plated through holes:

```
    ================================================================
    T1  0.200mm  0.0079"  (1143 holes))
    T2  0.200mm  0.0079"  (10 holes))
    T3  0.500mm  0.0197"  (4 holes)  (with 4 slots)
    T4  0.800mm  0.0315"  (2 holes))
    T5  0.900mm  0.0354"  (4 holes)  (with 4 slots)
    T6  1.100mm  0.0433"  (20 holes))
    T7  3.000mm  0.1181"  (4 holes))
    T8  3.800mm  0.1496"  (4 holes))

    Total plated holes count 1191
```

Drill file 'Consolation_Kicad-NPTH-drl.gbr' contains
unplated through holes:

```
    ================================================================
    T1  0.650mm  0.0256"  (2 holes)  (with 1 slot)
    T2  0.750mm  0.0295"  (4 holes))
    T3  1.700mm  0.0669"  (2 holes))
    T4  2.600mm  0.1024"  (6 holes))
    T5  5.000mm  0.1969"  (1 hole)  (with 1 slot)

    Total unplated holes count 15
```


Board Technology	Min Trace Width	0.1016mm
	Min via size	0.2mm – 0.4mm
	Min spacing	0.1016mm
	Layer count	6x
	Impedance Matching	Yes, see impedance report
	Teardrops	By design
	Dimensions (L x W x H)	137.5mm x 76.6mm x 1.6mm
Silkscreen	Color	White
Material	Environmental	Lead-free and capable of meeting a lead-free assembly process
	Material	FR-4 >= TG150 or equivalent
	Finished thickness	1.6mm ±10%
	Compliance	Must meet UL-94V0 and UL-796
	Bow & Twist	Class A
Copper surface	Finish process	ENIG >= 1u thickness
	Finished plating	Must meet IPC-A-600 latest revision
Solder mask	Finish	Type SMOBC
	Thickness	0.4mils – 1.2mils
	Color	As specified in order
Drilling	Hole tolerance	IPC-A-600 latest revision Class 2
	Hole size and count	See drilling table
	PTH and NPTH	Separate drilling files
Manufacturing	Compliance	IPC-6012 Class 2; IPC-600G Class 2
	Material	All materials must be RoHS
	UL number	UL EXXXXX file number and UL flammability compliance must be added on TOP SILK
	X out allowed	1x OUT allowed
Testing	Electrical test	All PCB must be electrically tested
	Test coupon	Test coupon must be added on each panel and coupon be returned with test report on each production lot
Modifications	Warning	Customer must be advised of any modifications to gerber files or derogation to any of the requirements

Revision	Change Order

Designed by: Jean-Francois Bilodeau
P.Eng #6022173
203-1690 rue des quatre-saisons
Sherbrooke, CANADA, J1E0N2
KiCad Rev 10.0

Logo

Project: Consolation [Console Emulation]	*Drawn by: Jean-Francois Bilodeau*	*Sheet Size: A3*
Sheet Title: Consolation_Kicad.kicad_pcb	*Approved by: Not applicable*	*Sheet: 10 of 13*
Date: 2026-11-05	*BOM: Consolation_1.00-0A_BOM*	*Status: Released*
		Current Revision: 1.00-0A



Layer Name	Type	Material	Thickness	Color	Epsilon R	Loss Tangent
F.Silkscreen	Top silk screen	Not specified	Not specified	Not specified	1	0
F.Paste	Top solder paste		Not specified		1	0
F.Mask	Top solder mask	Not specified	0.01 mm	Not specified	3.3	0
F.Cu	Copper		0.035 mm		1	0
Dielectric 1	Prepreg	FR4	0.23 mm	Not specified	4.5	0.02
In1.Cu	Copper		0.035 mm		1	0
Dielectric 2	Core	FR4	0.33 mm	Not specified	4.5	0.02
In2.Cu	Copper		0.035 mm		1	0
Dielectric 3	Prepreg	FR4	0.23 mm	Not specified	4.5	0.02
In3.Cu	Copper		0.035 mm		1	0
Dielectric 4	Core	FR4	0.33 mm	Not specified	4.5	0.02
In4.Cu	Copper		0.035 mm		1	0
Dielectric 5	Prepreg	FR4	0.23 mm	Not specified	4.5	0.02
B.Cu	Copper		0.035 mm		1	0
B.Mask	Bottom solder mask	Not specified	0.01 mm	Not specified	3.3	0
B.Paste	Bottom solder paste		Not specified		1	0
B.Silkscreen	Bottom silk screen	Not specified	Not specified	Not specified	1	0

Drill report for Consolation_Kicad.kicad_pcb
Created on 2026-11-04T20:44:57

Copper Layer Stackup:

```
    ==========================================================================
    L1 :  F.Cu                    front
    L2 :  In1.Cu                  in1
    L3 :  In2.Cu                  in2
    L4 :  In3.Cu                  in3
    L5 :  In4.Cu                  in4
    L6 :  B.Cu                    back
```

Drill file 'Consolation_Kicad-PTH-drl.gbr' contains
plated through holes:

```
    ==========================================================================
    T1  0.200mm  0.0079"  (1143 holes))
    T2  0.200mm  0.0079"  (10 holes))
    T3  0.500mm  0.0197"  (4 holes)  (with 4 slots)
    T4  0.800mm  0.0315"  (2 holes))
    T5  0.900mm  0.0354"  (4 holes)  (with 4 slots)
    T6  1.100mm  0.0433"  (20 holes))
    T7  3.000mm  0.1181"  (4 holes))
    T8  3.800mm  0.1496"  (4 holes))

    Total plated holes count 1191
```

Drill file 'Consolation_Kicad-NPTH-drl.gbr' contains
unplated through holes:

```
    ==========================================================================
    T1  0.650mm  0.0256"  (2 holes)  (with 1 slot)
    T2  0.750mm  0.0295"  (4 holes))
    T3  1.700mm  0.0669"  (2 holes))
    T4  2.600mm  0.1024"  (6 holes))
    T5  5.000mm  0.1969"  (1 hole)  (with 1 slot)

    Total unplated holes count 15
```

Board Technology	Min Trace Width	0.1016mm
	Min via size	0.2mm – 0.4mm
	Min spacing	0.1016mm
	Layer count	6x
	Impedance Matching	Yes, see impedance report
	Teardrops	By design
	Dimensions (L x W x H)	137.5mm x 76.6mm x 1.6mm
Silkscreen	Color	White
Material	Environmental	Lead-free and capable of meeting a lead-free assembly process
	Material	FR-4 >= TG150 or equivalent
	Finished thickness	1.6mm ±10%
	Compliance	Must meet UL-94V0 and UL-796
	Bow & Twist	Class A
Copper surface	Finish process	ENIG >= 1u thickness
	Finished plating	Must meet IPC-A-600 latest revision
Solder mask	Finish	Type SMOBC
	Thickness	0.4mils – 1.2mils
	Color	As specified in order
Drilling	Hole tolerance	IPC-A-600 latest revision Class 2
	Hole size and count	See drilling table
	PTH and NPTH	Separate drilling files
Manufacturing	Compliance	IPC-6012 Class 2; IPC-600G Class 2
	Material	All materials must be RoHS
	UL number	UL EXXXXX file number and UL flammability compliance must be added on TOP SILK
	X out allowed	1x OUT allowed
Testing	Electrical test	All PCB must be electrically tested
	Test coupon	Test coupon must be added on each panel and coupon be returned with test report on each production lot
Modifications	Warning	Customer must be advised of any modifications to gerber files or derogation to any of the requirements

Revision	Change Order

Designed by: Jean-Francois Bilodeau
P.Eng #6022173
203-1690 rue des quatre-saisons
Sherbrooke, CANADA, J1E0N2

KiCad Rev 10.0

Logo

Sheet Size: A3

Project: Consolation [Console Emulation]	*Drawn by: Jean-Francois Bilodeau*	*Sheet: 11 of 13*
Sheet Title: Consolation_Kicad.kicad_pcb	*Approved by: Not applicable*	*Status: Released*
Date: 2026-11-05	*BOM: Consolation_1.00-0A_BOM*	*Current Revision: 1.00-0A*

Layer Name	Type	Material	Thickness	Color	Epsilon R	Loss Tangent
F.Silkscreen	Top silk screen	Not specified	Not specified	Not specified	1	0
F.Paste	Top solder paste		Not specified		1	0
F.Mask	Top solder mask	Not specified	0.01 mm	Not specified	3.3	0
F.Cu	Copper		0.035 mm		1	0
Dielectric 1	Prepreg	FR4	0.23 mm	Not specified	4.5	0.02
In1.Cu	Copper		0.035 mm		1	0
Dielectric 2	Core	FR4	0.33 mm	Not specified	4.5	0.02
In2.Cu	Copper		0.035 mm		1	0
Dielectric 3	Prepreg	FR4	0.23 mm	Not specified	4.5	0.02
In3.Cu	Copper		0.035 mm		1	0
Dielectric 4	Core	FR4	0.33 mm	Not specified	4.5	0.02
In4.Cu	Copper		0.035 mm		1	0
Dielectric 5	Prepreg	FR4	0.23 mm	Not specified	4.5	0.02
B.Cu	Copper		0.035 mm		1	0
B.Mask	Bottom solder mask	Not specified	0.01 mm	Not specified	3.3	0
B.Paste	Bottom solder paste		Not specified		1	0
B.Silkscreen	Bottom silk screen	Not specified	Not specified	Not specified	1	0

Drill report for Consolation_Kicad.kicad_pcb
Created on 2026-11-04T20:44:57

Copper Layer Stackup:

```
    ==========================================================================
    L1 :  F.Cu                    front
    L2 :  In1.Cu                  in1
    L3 :  In2.Cu                  in2
    L4 :  In3.Cu                  in3
    L5 :  In4.Cu                  in4
    L6 :  B.Cu                    back
```

Drill file 'Consolation_Kicad-PTH-drl.gbr' contains
plated through holes:

```
    ==========================================================================
    T1  0.200mm  0.0079"  (1143 holes))
    T2  0.200mm  0.0079"  (10 holes))
    T3  0.500mm  0.0197"  (4 holes)  (with 4 slots)
    T4  0.800mm  0.0315"  (2 holes))
    T5  0.900mm  0.0354"  (4 holes)  (with 4 slots)
    T6  1.100mm  0.0433"  (20 holes))
    T7  3.000mm  0.1181"  (4 holes))
    T8  3.800mm  0.1496"  (4 holes))

    Total plated holes count 1191
```

Drill file 'Consolation_Kicad-NPTH-drl.gbr' contains
unplated through holes:

```
    ==========================================================================
    T1  0.650mm  0.0256"  (2 holes)  (with 1 slot)
    T2  0.750mm  0.0295"  (4 holes))
    T3  1.700mm  0.0669"  (2 holes))
    T4  2.600mm  0.1024"  (6 holes))
    T5  5.000mm  0.1969"  (1 hole)  (with 1 slot)

    Total unplated holes count 15
```

Board Technology	Min Trace Width	0.1016mm
	Min via size	0.2mm – 0.4mm
	Min spacing	0.1016mm
	Layer count	6x
	Impedance Matching	Yes, see impedance report
	Teardrops	By design
	Dimensions (L x W x H)	137.5mm x 76.6mm x 1.6mm
Silkscreen	Color	White
Material	Environmental	Lead-free and capable of meeting a lead-free assembly process
	Material	FR-4 >= TG150 or equivalent
	Finished thickness	1.6mm ±10%
	Compliance	Must meet UL-94V0 and UL-796
	Bow & Twist	Class A
Copper surface	Finish process	ENIG >= 1u thickness
	Finished plating	Must meet IPC-A-600 latest revision
Solder mask	Finish	Type SMOBC
	Thickness	0.4mils – 1.2mils
	Color	As specified in order
Drilling	Hole tolerance	IPC-A-600 latest revision Class 2
	Hole size and count	See drilling table
	PTH and NPTH	Separate drilling files
Manufacturing	Compliance	IPC-6012 Class 2; IPC-600G Class 2
	Material	All materials must be RoHS
	UL number	UL EXXXXX file number and UL flammability compliance must be added on TOP SILK
	X out allowed	1x OUT allowed
Testing	Electrical test	All PCB must be electrically tested
	Test coupon	Test coupon must be added on each panel and coupon be returned with test report on each production lot
Modifications	Warning	Customer must be advised of any modifications to gerber files or derogation to any of the requirements

Revision	Change Order

Designed by: Jean-Francois Bilodeau
P.Eng #6022173
203-1690 rue des quatre-saisons
Sherbrooke, CANADA, J1E0N2

KiCad Rev 10.0

Logo

Sheet Size: A3

Project: Consolation [Console Emulation]	*Drawn by: Jean-Francois Bilodeau*	*Sheet: 12 of 13*
Sheet Title: Consolation_Kicad.kicad_pcb	*Approved by: Not applicable*	*Status: Released*
Date: 2026-11-05	*BOM: Consolation_1.00-0A_BOM*	*Current Revision: 1.00-0A*

Layer Name	Type	Material	Thickness	Color	Epsilon R	Loss Tangent
F.Silkscreen	Top silk screen	Not specified	Not specified	Not specified	1	0
F.Paste	Top solder paste		Not specified		1	0
F.Mask	Top solder mask	Not specified	0.01 mm	Not specified	3.3	0
F.Cu	Copper		0.035 mm		1	0
Dielectric 1	Prepreg	FR4	0.23 mm	Not specified	4.5	0.02
In1.Cu	Copper		0.035 mm		1	0
Dielectric 2	Core	FR4	0.33 mm	Not specified	4.5	0.02
In2.Cu	Copper		0.035 mm		1	0
Dielectric 3	Prepreg	FR4	0.23 mm	Not specified	4.5	0.02
In3.Cu	Copper		0.035 mm		1	0
Dielectric 4	Core	FR4	0.33 mm	Not specified	4.5	0.02
In4.Cu	Copper		0.035 mm		1	0
Dielectric 5	Prepreg	FR4	0.23 mm	Not specified	4.5	0.02
B.Cu	Copper		0.035 mm		1	0
B.Mask	Bottom solder mask	Not specified	0.01 mm	Not specified	3.3	0
B.Paste	Bottom solder paste		Not specified		1	0
B.Silkscreen	Bottom silk screen	Not specified	Not specified	Not specified	1	0

Drill report for Consolation_Kicad.kicad_pcb
Created on 2026-11-04T20:44:57

Copper Layer Stackup:

```
    ================================================================
    L1 :  F.Cu                    front
    L2 :  In1.Cu                  in1
    L3 :  In2.Cu                  in2
    L4 :  In3.Cu                  in3
    L5 :  In4.Cu                  in4
    L6 :  B.Cu                    back
```

Drill file 'Consolation_Kicad-PTH-drl.gbr' contains
plated through holes:

```
    ================================================================
    T1  0.200mm  0.0079"  (1143 holes))
    T2  0.200mm  0.0079"  (10 holes))
    T3  0.500mm  0.0197"  (4 holes)  (with 4 slots)
    T4  0.800mm  0.0315"  (2 holes))
    T5  0.900mm  0.0354"  (4 holes)  (with 4 slots)
    T6  1.100mm  0.0433"  (20 holes))
    T7  3.000mm  0.1181"  (4 holes))
    T8  3.800mm  0.1496"  (4 holes))

    Total plated holes count 1191
```

Drill file 'Consolation_Kicad-NPTH-drl.gbr' contains
unplated through holes:

```
    ================================================================
    T1  0.650mm  0.0256"  (2 holes)  (with 1 slot)
    T2  0.750mm  0.0295"  (4 holes))
    T3  1.700mm  0.0669"  (2 holes))
    T4  2.600mm  0.1024"  (6 holes))
    T5  5.000mm  0.1969"  (1 hole)  (with 1 slot)

    Total unplated holes count 15
```

Board Technology	Min Trace Width	0.1016mm
	Min via size	0.2mm – 0.4mm
	Min spacing	0.1016mm
	Layer count	6x
	Impedance Matching	Yes, see impedance report
	Teardrops	By design
	Dimensions (L x W x H)	137.5mm x 76.6mm x 1.6mm
Silkscreen	Color	White
Material	Environmental	Lead-free and capable of meeting a lead-free assembly process
	Material	FR-4 >= TG150 or equivalent
	Finished thickness	1.6mm ±10%
	Compliance	Must meet UL-94V0 and UL-796
	Bow & Twist	Class A
Copper surface	Finish process	ENIG >= 1u thickness
	Finished plating	Must meet IPC-A-600 latest revision
Solder mask	Finish	Type SMOBC
	Thickness	0.4mils – 1.2mils
	Color	As specified in order
Drilling	Hole tolerance	IPC-A-600 latest revision Class 2
	Hole size and count	See drilling table
	PTH and NPTH	Separate drilling files
Manufacturing	Compliance	IPC-6012 Class 2; IPC-600G Class 2
	Material	All materials must be RoHS
	UL number	UL EXXXXX file number and UL flammability compliance must be added on TOP SILK
	X out allowed	1x OUT allowed
Testing	Electrical test	All PCB must be electrically tested
	Test coupon	Test coupon must be added on each panel and coupon be returned with test report on each production lot
Modifications	Warning	Customer must be advised of any modifications to gerber files or derogation to any of the requirements

Revision	Change Order

Designed by: Jean-Francois Bilodeau
P.Eng #6022173
203-1690 rue des quatre-saisons
Sherbrooke, CANADA, J1E0N2
KiCad Rev 10.0

Logo

Sheet Size: A3

Project: Consolation [Console Emulation]	*Drawn by: Jean-Francois Bilodeau*	*Sheet: 13 of 13*
Sheet Title: Consolation_Kicad.kicad_pcb	*Approved by: Not applicable*	*Status: Released*
Date: 2026-11-05	*BOM: Consolation_1.00-0A_BOM*	*Current Revision: 1.00-0A*